-
-
Notifications
You must be signed in to change notification settings - Fork 3.1k
Tracking Issue: LLVM 20 #22014
Copy link
Copy link
Closed
Labels
abi-f32The 32-bit floating point ABI for various architecturesThe 32-bit floating point ABI for various architecturesabi-ilp32The 32-bit ABI for various 64-bit architecturesThe 32-bit ABI for various 64-bit architecturesabi-sfThe software floating point ABI for various architecturesThe software floating point ABI for various architecturesarch-hexagonQualcomm Hexagon DSPQualcomm Hexagon DSParch-loongarch3232-bit LoongArch32-bit LoongArcharch-loongarch6464-bit LoongArch64-bit LoongArcharch-mips32-bit MIPS32-bit MIPSarch-mips6464-bit MIPS64-bit MIPSarch-powerpc32-bit Power ISA32-bit Power ISAarch-powerpc6464-bit Power ISA64-bit Power ISAarch-s390x64-bit IBM z/Architecture64-bit IBM z/Architecturearch-wasm32-bit and 64-bit WebAssembly32-bit and 64-bit WebAssemblybackend-llvmThe LLVM backend outputs an LLVM IR Module.The LLVM backend outputs an LLVM IR Module.bugObserved behavior contradicts documented or intended behaviorObserved behavior contradicts documented or intended behaviorenhancementSolving this issue will likely involve adding new logic or components to the codebase.Solving this issue will likely involve adding new logic or components to the codebase.standard libraryThis issue involves writing Zig code for the standard library.This issue involves writing Zig code for the standard library.upstreamAn issue with a third party project that Zig uses.An issue with a third party project that Zig uses.zig ccZig as a drop-in C compiler featureZig as a drop-in C compiler feature
Milestone
Description
Metadata
Metadata
Assignees
Labels
abi-f32The 32-bit floating point ABI for various architecturesThe 32-bit floating point ABI for various architecturesabi-ilp32The 32-bit ABI for various 64-bit architecturesThe 32-bit ABI for various 64-bit architecturesabi-sfThe software floating point ABI for various architecturesThe software floating point ABI for various architecturesarch-hexagonQualcomm Hexagon DSPQualcomm Hexagon DSParch-loongarch3232-bit LoongArch32-bit LoongArcharch-loongarch6464-bit LoongArch64-bit LoongArcharch-mips32-bit MIPS32-bit MIPSarch-mips6464-bit MIPS64-bit MIPSarch-powerpc32-bit Power ISA32-bit Power ISAarch-powerpc6464-bit Power ISA64-bit Power ISAarch-s390x64-bit IBM z/Architecture64-bit IBM z/Architecturearch-wasm32-bit and 64-bit WebAssembly32-bit and 64-bit WebAssemblybackend-llvmThe LLVM backend outputs an LLVM IR Module.The LLVM backend outputs an LLVM IR Module.bugObserved behavior contradicts documented or intended behaviorObserved behavior contradicts documented or intended behaviorenhancementSolving this issue will likely involve adding new logic or components to the codebase.Solving this issue will likely involve adding new logic or components to the codebase.standard libraryThis issue involves writing Zig code for the standard library.This issue involves writing Zig code for the standard library.upstreamAn issue with a third party project that Zig uses.An issue with a third party project that Zig uses.zig ccZig as a drop-in C compiler featureZig as a drop-in C compiler feature
Type
Fields
Give feedbackNo fields configured for issues without a type.
mips64when returningfp128after calling a function returning{ i8, i128 }llvm/llvm-project#96432memcpydoes not result in no-op for zero-length slices #16360behavior.vector.test.vector float operatorscauses LLVM assertion failure onmips*-linux-*#21051mips(el)-linuxtargets in tests with LLVM 20 #21096s390x-linux-gnuassembler workarounds with LLVM 20 #21329f16lowering workaround with LLVM 20 #22003zig/src/codegen/llvm.zig
Lines 273 to 274 in a9c7714
zig/lib/std/Target.zig
Lines 2266 to 2273 in a9c7714