Conversation
…th_configuration branch.
…to a LSL instead of a std::pow.
…onality with SVE vector lengths of over 512-bit.
…th-configuration branch. Currently when testing only 512-bit vector length is used, and all tests pass. More work needs to be done to ensure all instructions work for all possible vector lengths, and that all tests are compatible with all possible vector lengths.
…s now need changing to work with any vector length.
…get size in AArch64_SST1W_D_IMM
…ng Neon and Predicate registers
… into Variable-SVE-VecLen
Contributor
Author
|
#rerun test |
Contributor
Author
|
#rerun tests |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This PR enables the configuration of the vector length used by the simulated SVE instructions. The test suite has been updated to reflect the use of vector length values from 128 up to 2048.