Skip to content

Further AArch64 coverage targeting the CloverLeaf benchmark#199

Merged
jj16791 merged 15 commits intomainfrom
CloverLeaf-benchmark
Dec 9, 2021
Merged

Further AArch64 coverage targeting the CloverLeaf benchmark#199
jj16791 merged 15 commits intomainfrom
CloverLeaf-benchmark

Conversation

@FinnWilkinson
Copy link
Copy Markdown
Contributor

Further coverage of the AArch64 ISA has been made to add support for the following CloverLeaf versions :

  • CloverLeaf_Serial compiled with GNU and ArmClang
  • CloverLeaf_OpenMP compiled with GNU and ArmClang

Both benchamrks have been supported and tested using the TX2, armv8.4-a, and armv8.4-a+sve architecture targets on SimEng.

The majority of these commits have been for the ArmClang compiled versions of CloverLeaf_* targeting armv8.4-a+sve, with some helper functions also being created in areas where the same code was being repeatedly used.

The final commit a1e3a5b addresses an uncommon issue where specific length binary names (inc. their path) would push necessary null pointers off the top of the stack, resulting in a data abort error.

FinnWilkinson and others added 15 commits October 6, 2021 15:59
…certain SVE instructions that calculates NZCV reg values based on predicate result.
…. Also fixed float version of this instruction to preserve inactive elements in the destination vector.
@FinnWilkinson FinnWilkinson added the enhancement New feature or request label Oct 18, 2021
@FinnWilkinson FinnWilkinson requested a review from jj16791 October 18, 2021 09:49
@jj16791
Copy link
Copy Markdown
Contributor

jj16791 commented Dec 7, 2021

#rerun tests

@jj16791 jj16791 merged commit c0864b8 into main Dec 9, 2021
@jj16791 jj16791 deleted the CloverLeaf-benchmark branch December 16, 2021 10:20
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

enhancement New feature or request

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants