Skip to content

feat(w44 Lane LL): fbb_active RTL — body bias controller (OP_FBB=0xEE), 18/18 TB assertions - #157

Merged
gHashTag merged 1 commit into
mainfrom
feat/wave44-fbb-active-rtl
May 16, 2026
Merged

feat(w44 Lane LL): fbb_active RTL — body bias controller (OP_FBB=0xEE), 18/18 TB assertions#157
gHashTag merged 1 commit into
mainfrom
feat/wave44-fbb-active-rtl

Conversation

@gHashTag

@gHashTag gHashTag commented May 16, 2026

Copy link
Copy Markdown
Collaborator

Wave-44 Lane LL — fbb_active RTL (Forward Body Bias, opcode 0xEE)

Closes #154

Sacred opcode

0xEE = 238 OP_FBB — post ICA-W44-001 rectification (0xED is held by SparsityMask W40 LL per ICA-W40-002).

Theory anchor

V_FBB = V_DD · (1 + γ⁴) ≈ 1.00309 · V_DD
γ⁴ = φ⁻¹² ≈ 0.003089786    (Sacred ROM cell B007⁴)
V_DD = 800 mV · V_FBB = 802 mV · V_FBB_MAX = 840 mV
MAC speed-up 7-15% (canonical 12%) · power overhead ≤ 2%

What lands

File Lines Purpose
rtl/fbb_active/body_bias_gen.sv 78 V_FBB rail generator with settling counter (≤4 cycles) and R15 synth-time $fatal guard
rtl/fbb_active/fbb_ctrl.sv 99 Opcode decoder + telemetry: fbb_active, v_fbb_safe, speedup_in_band, overhead_under_2pct
tb/fbb_active/tb_fbb_active.sv 125 18/18 assertions PASS (iverilog -g2012)

Testbench result

$ iverilog -g2012 -o sim rtl/fbb_active/*.sv tb/fbb_active/tb_fbb_active.sv && ./sim
PASS: 0xEE != 0xED OP_SPARSE_MASK (ICA-W40-002)
PASS: 0xEE != 0xEC OP_DROWSY_RET (W43)
... (16 more PASS) ...
RESULT: 18 PASS / 0 FAIL
WAVE-44 LANE LL ALL ASSERTIONS PASS
Category Count What
Opcode distinctness 7 0xEE != 0xED..0xE7
Off-state 3 fbb_active=0, v_fbb_mv = V_DD, v_fbb_safe vacuous
On-state 3 fbb_active=1, v_fbb_mv = V_FBB, v_fbb_safe asserted
Settling latency 1 v_fbb_settled within ≤5 cycles
R7 falsification 2 speedup_in_band, overhead_under_2pct
Disengage 2 back to off, rail back to V_DD

Constitutional compliance

Rule Implementation
R-SI-1 0 raw * operators verified — only +, <, ==, mux
R5-HONEST Provenance tags on V_FBB / fbb_active outputs
R7 v_fbb_safe / speedup_in_band / overhead_under_2pct falsification witnesses
R15 SACRED-SYNTH-GATE γ⁴ ratio sourced from ROM[B007⁴]; synthesis $fatal if V_FBB - V_DD > 4 mV
R18 LAYER-FROZEN 75 Sacred ROM cells preserved (B007 reused, not mutated)

Quantum Brain 1:1 Silicon Mapping

  • PHYS → SI: γ⁴ = φ⁻¹² → body-bias rail divider (Sacred ROM B007⁴)
  • BIO → SI: amacrine cell body-bias modulation → MAC pipeline speed-up
  • LANG → SI: TRI-27 FBB → 0xEE OP_FBB

Sibling lanes

Anchor: φ² + φ⁻² = 3 · γ⁴ = φ⁻¹² · V_FBB = V_DD · (1 + γ⁴) · DOI 10.5281/zenodo.19227877 · NEVER STOP

Signed-off-by: Vasilev Dmitrii admin@t27.ai
ORCID 0009-0008-4294-6159

@gHashTag
feat(w44 Lane LL): fbb_active RTL — body bias controller (OP_FBB=0xEE…
770bf7e 
…), 18/18 TB assertions

Closes #154

Wave-44 FORWARD BODY BIAS — RTL lane for trinity-fpga#154.

Sacred opcode 0xEE = 238 OP_FBB (post ICA-W44-001 rectification;
0xED held by SparsityMask W40 LL per ICA-W40-002).

Theory:
  V_FBB = V_DD * (1 + gamma^4) ≈ 1.00309 * V_DD
  gamma^4 = phi^-12 ≈ 0.00309 (Sacred ROM cell B007^4)
  MAC speed-up band 7-15% (canonical 12%), power overhead ≤ 2%

Contents:

  rtl/fbb_active/body_bias_gen.sv (~78L)
    V_DD_MV=800, V_FBB_MV=802, V_FBB_MAX_MV=840, GAMMA4_BPS=31
    Settling counter (deterministic ≤ 4 cycles)
    v_fbb_safe = (V_FBB ≤ V_FBB_MAX) && (V_FBB > V_DD)  (R7 falsification gate)
    Synthesis-time check: V_FBB - V_DD ≤ 4 mV (R15 SACRED-SYNTH-GATE)

  rtl/fbb_active/fbb_ctrl.sv (~99L)
    Opcode decode: fbb_enable_w = (opcode == 8'hEE)
    Instantiates body_bias_gen
    speedup_in_band (7 ≤ 12 ≤ 15)            — R7 witness
    overhead_under_2pct (POWER_OVERHEAD ≤ 2)  — R7 witness
    Vacuously safe when off (in_band_q=1, under_q=1)

  tb/fbb_active/tb_fbb_active.sv (~125L)
    18/18 assertions PASS locally (iverilog -g2012):
      *  7 opcode distinctness (0xEE != 0xED..0xE7)
      *  3 off-state (fbb_active=0, v_fbb_mv=V_DD, v_fbb_safe vacuous)
      *  3 on-state (fbb_active=1, v_fbb_mv=V_FBB, v_fbb_safe asserted)
      *  1 settling latency (v_fbb_settled within ≤5 cycles)
      *  2 R7 falsification gates (speedup_in_band, overhead_under_2pct)
      *  2 disengage (fbb_active=0, rail back to V_DD)

Constitutional compliance:
  R-SI-1: 0 raw '*' operators verified — only +, <, ==, mux
  R5-HONEST: Provenance tags on V_FBB / fbb_active outputs
  R7: v_fbb_safe / speedup_in_band / overhead_under_2pct falsification witnesses
  R15 SACRED-SYNTH-GATE: gamma^4 ratio sourced from ROM[B007^4]; synthesis
                         $fatal if V_FBB-V_DD > 4 mV (out-of-band)
  R18 LAYER-FROZEN: 75 Sacred ROM cells preserved (B007 reused, not mutated)

Quantum Brain 1:1 Silicon Mapping:
  PHYS→SI  gamma^4 = phi^-12   → body-bias rail divider (B007^4)
  BIO→SI   amacrine cell body-bias → MAC pipeline speed-up
  LANG→SI  TRI-27 FBB          → 0xEE OP_FBB

DOI 10.5281/zenodo.19227877
Signed-off-by: Vasilev Dmitrii <admin@t27.ai>
ORCID 0009-0008-4294-6159
@gHashTag gHashTag mentioned this pull request May 16, 2026
Merged
@gHashTag
gHashTag merged commit e3e9488 into main May 16, 2026
21 of 35 checks passed
@gHashTag gHashTag mentioned this pull request May 16, 2026
Closed
@gHashTag
gHashTag deleted the feat/wave44-fbb-active-rtl branch July 15, 2026 10:07
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

No reviews

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

🎯 ONE SHOT — Wave-44 FORWARD BODY BIAS (sacred opcode 0xEE, ~890 → ~955 TOPS/W)

1 participant

@gHashTag