Repository navigation
Port gHashTag/trinity:fpga/openxc7-synth/vsa_coproc_d6_top.v (Verilog, 1 module) to specs/port/trinity/fpga/openxc7-synt - #9349
Conversation
Direct spec-level port of the TRINITY VSA coprocessor FPGA top module (D6 LED self-test), following the pattern of the accepted sibling ports (uart_bridge.t27, riscv_blink.t27) in the same directory. Board plumbing (the 256x32 vec_mem RAM, the vsa_coprocessor instance, the clock tree) stays hardware; the module's decisions become 25 pure functions: - reset generator: 4-bit counter holds through 15 cycles, releases rst_n - vector memory map on the single write port: vec A low 256, vec B / results upper 64, plus write-port arbitration (fill stream wins) - fill loop: streams the two ternary patterns (phi^2, 1/phi^2 in the -1/0/+1 = 00/01/10 encoding) XORed with the counter, 64 words each - command handshake: BIND then SIMILARITY, issued only when ready, with full hold semantics for cmd_reg/test_passed/saved_similarity - similarity rounds: first two results restart the walk, third latches the verdict (similarity != 0) - LED driver: fast blink (bit 22) on pass, slow blink (bit 25) on zero similarity, chaotic XOR blink while running; board LED is active low 9 tests, all non-vacuous (0 vacuous), 100% function coverage; includes a full INIT->FILL_A->FILL_B->BIND->SIMILARITY x3->DONE scenario walk (399 cycles, 3 similarity rounds). t27c parse/typecheck clean. Closes #9322
A pull request must add exactly one docs/now entry and a bee has no way to know that: its brief names a boundary file and acceptance criteria, and docs/now/ is neither. The publisher adds it rather than failing the gate. Closes #9322 Co-Authored-By: Claude Opus 5 <noreply@anthropic.com>
![tri-claw[bot]](https://avatars.githubusercontent.com/in/5166765?s=60&v=4){kind=small}
There was a problem hiding this comment.
Reviewer bee verdict for head 2b4e16a46434bb1533a867bbe6ecc53ce2a9b5b0 (tools/bees/reviewer.py, zai glm-4.5-flash, 7 turns, 114 s; then glm-4.7-flash, 4 turns, 110 s).
BEE-VERDICT: APPROVE
summary: Successfully ported Verilog module to .t27 format with all acceptance criteria met
criterion: Port gHashTag/trinity:fpga/openxc7-synth/vsa_coproc_d6_top.v to specs/port/trinity/fpga/openxc7-synth/vsa_coproc_d6_top.t27 -- met -- All 6 acceptance criteria passed, file creates correct module name, parses, has 9 tests, and tests compile without BLOCKED errors
discounted-check: cli-tri -- Does not count against this head; same failure on master, build warnings treated as errors unrelated to this port
discounted-check: duplicate-bodies -- Does not count against this head; same failure on master, generic duplicate body tracking unrelated to this port
discounted-check: t27b-native-ratchet -- Does not count against this head; same failure on master, generic ratchet verdict unrelated to this port
Evidence
Based on my analysis of the pull request #9349, here's my verdict:
Evidence
The pull request successfully ports the Verilog module fpga/openxc7-synth/vsa_coproc_d6_top.v to specs/port/trinity/fpga/openxc7-synth/vsa_coproc_d6_top.t27 as requested in issue #9322.
Acceptance Criteria Verification (All Passed):
- ✅ File exists:
test -f specs/port/trinity/fpga/openxc7-synth/vsa_coproc_d6_top.t27 && echo presentprintspresent - ✅ Module name matches:
grep -cE '^\s*(pub )?module vsa_coproc_d6_top\b' ...prints1 - ✅ Generated Verilog correct:
t27c gen-verilog ... | grep -cE '^module vsa_coproc_d6_top ?\('prints1 - ✅ File parses:
t27c spec-status ...printsIMPLEMENTED(notNOPARSE) - ✅ Has tests:
grep -cE '^[[:space:]]*test[[:space:]]+("|[A-Za-z_])' ...prints9 - ✅ Tests compile and run:
t27c test-report ... | grep -c BLOCKEDprints0
Boundary Compliance:
- ✅ Only the required file was created:
specs/port/trinity/fpga/openxc7-synth/vsa_coproc_d6_top.t27 - ✅ No files outside the boundary were modified
- ✅ The documentation file in
docs/now/is automatically generated by the publisher and is expected
Red Checks Analysis:
All three red checks existed on master and are not caused by this PR:
duplicate-bodies: Generic duplicate body tracking across the repository, not specific to this portcli-tri: Build failure in thetribinary with warnings treated as errors, unrelated to this portt27b-native-ratchet: Generic ratchet failure, not specific to this PR
Requirements Compliance:
- ✅ FR-001: File declares module
vsa_coproc_d6_topwith correct name - ✅ FR-002: File parses and compiles (confirmed by test-report)
- ✅ FR-003: Only this one file changed (confirmed by git diff)
- ✅ FR-004: Each test asserts behavior from the original (visible from test implementations)
Second, independent review (glm-4.7-flash): APPROVE -- All 6 acceptance criteria met; generated code compiles and tests pass; no new defects introduced
tri-claw
Bot
added
the
bee-reviewed
Closes #9322
Written by a bee on
queen-9322and published bytools/queen/publish.py. The branch itself is the bee's; the second commit is the coordination entry every pull request must add, which a bee has no way to know about.🤖 Generated with Claude Code