Skip to content

Commit dcbbb12

Browse files
bijudasgeertu
authored andcommitted
arm64: dts: renesas: r9a07g054: Add max-frequency to SDHI nodes
Add the max-frequency property set to 133333333 Hz (133.33 MHz) to both SDHI0 and SDHI1 MMC controller nodes in the RZ/V2L (r9a07g054) device tree, increasing performance by ca. 33%. Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://patch.msgid.link/20260520115144.60067-4-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
1 parent 1b3c392 commit dcbbb12

1 file changed

Lines changed: 2 additions & 0 deletions

File tree

arch/arm64/boot/dts/renesas/r9a07g054.dtsi

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1182,6 +1182,7 @@
11821182
<&cpg CPG_MOD R9A07G054_SDHI0_IMCLK2>,
11831183
<&cpg CPG_MOD R9A07G054_SDHI0_ACLK>;
11841184
clock-names = "core", "clkh", "cd", "aclk";
1185+
max-frequency = <133333333>;
11851186
resets = <&cpg R9A07G054_SDHI0_IXRST>;
11861187
power-domains = <&cpg>;
11871188
status = "disabled";
@@ -1198,6 +1199,7 @@
11981199
<&cpg CPG_MOD R9A07G054_SDHI1_IMCLK2>,
11991200
<&cpg CPG_MOD R9A07G054_SDHI1_ACLK>;
12001201
clock-names = "core", "clkh", "cd", "aclk";
1202+
max-frequency = <133333333>;
12011203
resets = <&cpg R9A07G054_SDHI1_IXRST>;
12021204
power-domains = <&cpg>;
12031205
status = "disabled";

0 commit comments

Comments
 (0)