Skip to content

Commit 1b3c392

Browse files
bijudasgeertu
authored andcommitted
arm64: dts: renesas: r9a07g044: Add max-frequency to SDHI nodes
Add the max-frequency property set to 133333333 Hz (133.33 MHz) to both SDHI0 and SDHI1 MMC controller nodes in the RZ/{G2L,G2LC} (r9a07g044) device tree, increasing performance by ca. 33%. Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://patch.msgid.link/20260520115144.60067-3-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
1 parent f82892d commit 1b3c392

1 file changed

Lines changed: 2 additions & 0 deletions

File tree

arch/arm64/boot/dts/renesas/r9a07g044.dtsi

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1174,6 +1174,7 @@
11741174
<&cpg CPG_MOD R9A07G044_SDHI0_IMCLK2>,
11751175
<&cpg CPG_MOD R9A07G044_SDHI0_ACLK>;
11761176
clock-names = "core", "clkh", "cd", "aclk";
1177+
max-frequency = <133333333>;
11771178
resets = <&cpg R9A07G044_SDHI0_IXRST>;
11781179
power-domains = <&cpg>;
11791180
status = "disabled";
@@ -1190,6 +1191,7 @@
11901191
<&cpg CPG_MOD R9A07G044_SDHI1_IMCLK2>,
11911192
<&cpg CPG_MOD R9A07G044_SDHI1_ACLK>;
11921193
clock-names = "core", "clkh", "cd", "aclk";
1194+
max-frequency = <133333333>;
11931195
resets = <&cpg R9A07G044_SDHI1_IXRST>;
11941196
power-domains = <&cpg>;
11951197
status = "disabled";

0 commit comments

Comments
 (0)